Abstract-A new distributed channel assignment scheme is described, called Unsupervised FDMA (UFDMA) which makes use of a coexistence etiquette. The techniques required to model a UFDMA communications protocol using a commercial modelling tool are presented, including a description of how the protocol is configured using the tool's modelling hierarchy. Time dependent results can be obtained from the tool since parallel execution is emulated by time stamping each event. Channel usage results are presented from the simulations which show that the channel assignment algorithm successfully chooses empty channels. The call set up time, SNR, and transmitter power statistics are also included to illustrate the ease in which specific results can be obtained from the tool.
INTRODUCTION
Distributed Dynamic Channel Assignment (DDCA) is being increasingly used to improve capacity in both the cellular and cordless telephone markets, because of the ability to reuse channels more efficiently by taking into account local propagation conditions and traffic loads [1, 2, 3] . Common to many DDCA schemes is the incorporation of a coexistence etiquette [4, 5] used during channel selection, which aims to minimise interference caused to other users, thereby allowing different users/networks/companies to share a common bandwidth.
A computer simulation of a wireless communications network which uses DDCA has been developed at York. The DDCA scheme called Unsupervised FDMA (UFDMA) is based around a coexistence etiquette. The etiquette is a set of rules governing interference effects on other users by controlling transmitter power levels and transmission behaviour. UFDMA operates with point-to-point links, with a forward and reverse link using separate frequency channels. The protocol controls transmissions by measuring the local power level to determine whether a channel is free and requires no knowledge to be passed between noncommunicating nodes.
Simulation is the only practical method of evaluating performance of the system, due to the distributed nature of the channel assignment algorithm and node interaction (thereby making mathematical analysis intractable). The aim of this paper is to describe the steps required to simulate such a communications system on a commercial state-of-the-art simulation and modelling tool.
An important feature of the tool is that it uses an event time stamp which allows each event to be associated with a specific simulation time, thereby allowing simultaneous events occurring at different nodes to be accurately modelled. Effectively each node can be considered as operating in parallel even though the simulation is being executed on a conventional serial based computer. The tool uses a hierarchical set of editors to describe the different features of the communications network:
The "Network Editor" is used to describe the communications node layout;
The "Node Editor" is used to set up the main building blocks contained within the node, such as packet generators, processors, queues, transmitters and receivers;
The "Process Editor" is a Finite State Machine (FSM) editor which is used to describe algorithms contained within each processor and queue.
First of all a description of the Modelling Tool is given. The implementation of a DDCA scheme, which forms part of a communications protocol is then described. Finally, simulation results are presented highlighting particular features of the communications protocol.
MODELLING DDCA
Two aspects need to be considered when modelling DDCA. The first is the how the channel assignment algorithm is to operate, and the second is how the channel assignment algorithm can be incorporated into a communications protocol.
UFDMA Channel Assignment Algorithm
UFDMA is designed to carry call oriented duplex traffic, using a point-to-point duplex architecture as shown in Figure 1 [5, 6] .
With the UFDMA Paired Duplex Algorithm (UFDMA PDA) the forward and reverse channels take specific pairings known by all nodes in the system, i.e. channel 1 could be paired with channel 1 + , channel 2 paired with channel 2 + etc, where is the number of forward channels in the allocation [7] . Immediately prior to the commencement of a call the Caller (CR) node selects the Least Interfered Channel (LIC) for the forward link and checks that the corresponding paired reverse channel has interference below the interference threshold. On receiving a transmission on the forward link at the Callee (CE) node, two acceptance criteria have to be met: firstly the mean interference level, measured prior to the incoming transmission at the receiver of the CE node, on both the forward and paired reverse channels, must be below the interference threshold; and secondly, the Signal to Interferenceplus-Noise Ratio (SNR) at the CE receiver must be above MINSNR. Transmission can then commence on the reverse link and provided the SNR is above MINSNR at the CR node the call is accepted.
Calls which are not accepted are blocked, and if the SNR at either end of the link falls below MINSNR whilst the call is in progress, then the call is dropped. Forward and Reverse channels can be implemented using either Time or Frequency Division Duplex (T/FDD). In the case of FDD it is assumed that the frequencies are sufficiently close together that the fading in each direction is correlated.
Modelling Tool
The above protocol has been implemented using a commercial protocol modelling package. This tool is designed to model network characteristics and assumes that data are to be transferred in packets. Both fixed wirebased and mobile radio networks can be modelled. The tool allows the time domain characteristics to be explored in detail.
Models are built up in a hierarchical fashion. The highest layer, called Network Editor, allows communication nodes to be placed on a geographical layout. These nodes have to be placed by the developer prior to simulation but mobile nodes can be placed later placed at a random geographical locations during the simulation according to a particular probability distribution. A typical view is shown in Figure 2 (a). This shows 7 CR nodes, 7 CE nodes, and a statistics block which records the statistics throughout the simulation. CR node. In the Node Editor several processing blocks (e.g. "simulation") are used, along with packet generators, queues, transmitters and receivers. These are linked together by "wires". Stream wires allow data packets to be transferred between blocks (shown as solid lines). Statistic wires allow discrete statistics to be transferred between blocks (shown as dashed lines). The three processing blocks, "tx mac", "rx mac mess", and "rx mac scan" control the transmitter, and message and scanning receivers respectively. The "data link" block controls the different phases of the call, and the "sink" block removes used packets from the system.
The lowest level of the hierarchy is the Process Editor. This allows the functions of the processing blocks of the Node Editor to be defined. Defining the processing blocks takes most of the time when developing a new scheme. Processing blocks are defined using a language called Proto C which is a graphical extension of the "C" computer language. Proto C uses states, similar to those used in a Finite State Machine (FSM). States, and transitions between states, are set up graphically. This development paradigm is particularly powerful because most functions of networks can be represented in FSM form.
A typical process model is shown in Figure 2 (c), and in this case represents the "data link" block of a CR node, which controls the different phases of the call. Only one state within each processing module is active at one time and the program commences in the "init" state at the start of the simulation. Each state can either be forced (shown in black in this paper) or unforced (shown in white). Transitions to and from states occur through interrupts, with the specific state transition controlled by the conditions shown on the arrows between the states. Each state has entry and exit conditions. With a forced state entry and exit conditions are executed sequentially with no pause between entry and exit conditions, and are usually used to compartmentalise the code into a visual block. With unforced states there is a pause between execution of entry and exit conditions, whilst the process waits for the next interrupt. Interrupts are the main way in which flow control is implemented in the tool. Unforced states can therefore be considered as waiting states.
The entry and exit conditions of each state are then specified using conventional "C". The tool also has numerous "Kernel Procedures" which are "C" functions to perform most of the tasks required in the processing block. For instance they control packet movement both into and out of a block. To develop a particular processing block the developer has to combine together the appropriate kernel procedures in a "C" code program for each state in the processing block. Each processing block then operates in parallel at simulation time to simulate a real network, in which each processor in a node operates independently.
Call Phases
The call itself is divided into three main phases: Set Up; In Progress; and Clear Down, with two additional related phases Dropped and Blocked. The three main phases have been adopted so as to define when a call can be dropped or blocked. A blocked call can only occur when either a CR or CE node is in the Set Up phase, and dropped calls can only occur when both nodes are in the In Progress phase.
Recall that the FSM data link shown in Figure 2( Figure 3(a) . If the call is not set up within a given time limit then the call is blocked as shown in Figure 3 (b) and (c).
A call remains in the In Progress phase until it is either dropped due to interference as shown in Figure 4 
RESULTS
Simulations have been executed for a group of nodes as shown in Figure 2 (a) without frequency reuse, all running the same UFDMA protocol. Statistics can be obtained from the simulation, by using a set of "probes". These can either be attached to the individual nodes or used to monitor global events.
The typical channel usage of the protocol is shown in Figure 5 and this shows that the DDCA successfully chooses empty channels for a new call (there are a total of 12 channels in the allocation). When a specific time period of the simulation is viewed as shown in Figure 5 (b) it is possible to make out individual Set Up, In Progress and Clear Down packets. node must scan before it detects an incoming call, i.e. it is equally probable that it has to scan x channels in the allocation.
Other results can be obtained easily from the tool. These relate to the same simulation run as the results shown above. Figure 7 illustrates how the SNR varies as a result of location and transmitter power variation. During the Set Up phase the transmitter power is kept at a constant +20dBm (0.1W) and once the call is in the In Progress phase the transmitter power can then be reduced using a power control algorithm [8] . Figure 8 shows the variation in transmitter power as a result of applying the power control algorithm. The results in Figures 7 and 8 have been obtained with the nodes in fixed positions. This means that both the transmitter power and SNR will take discrete values, as a result of fixed link lengths. If nodes were moved to different locations dynamically throughout the simulation then one would expect "smoother" cdf curves. 
CONCLUSION
This paper has provided a broad overview of how a novel communication protocol can modelled using a state of the art modelling tool. Firstly, the DDCA algorithm has been explained, followed by a detailed description of how the protocol can be modelled within the tool, using a hierarchy of three editors. Accurate simulation is ensured because the tool time stamps each event, emulating parallel execution -a fundamental requirement for simulating many communication protocols. The ability to characterise protocols in FSM format is also particularly useful, since a considerable number of protocols are specified by standards bodies in this way. Typical results from the tool have been presented showing that the DDCA algorithm effectively chooses empty channels. It has been shown how the simulations can be used to determine call set up time, SNR and transmitter power cdfs.
